SUMMiT (Sandia Ultra-planar Multi-level MEMS Technology) at the Sandia National Laboratories' MDL (Microelectronics Development Laboratory) is a standardized MEMS (Microelectromechanical Systems) technology that allows designers to fabricate concept prototypes. This technology provides four polysilicon layers plus three sacrificial oxide layers (with the third oxide layer being planarized) to enable fabrication of complex mechanical systems-on-a-chip.
INTRODUCTION
SUMMiT is a four level polysilicon surface micromachining fabrication technology developed by Sandia National Laboratories in Albuquerque, New Mexico. Sandia National Laboratories utilizes the SUMMiT process for agile prototyping as part of the SAMPLES program. The SAMPLES program (Sandia Agile MEMS Prototyping, Layout Tools, Education and Services program) educates designers on the SUMMiT process, design and analysis tools, design rules and restrictions, and provides design submission instructions for participation in agile prototyping at Sandia National Laboratories*2.
Each reticle field for SUMMiT consists of 9 modules as shown in Figure 1 . Eight of these modules are available for designers. Module #7 is reserved for the standard set of diagnostic test structures and is considered the diagnostic module.
Run-to-run reproducibility on every SUMMiT lot is monitored by data acquired from the diagnostic module both during processing (visual inspections, SEM analysis, etc.) and post processing (electrical measurements). A sample diagnostic module is shown in Figure 2 . In addition, monitor wafers are run with every film deposition for SUMMiT, and they are measured for film thickness and uniformity. *'Conespondence: Email: slimary@sandia.gov; Telephone: 505-284-6451; Fax: 505-844-2991 *2 Additional SAMPLES information: http://www.mdl.sandia.govlMicromachine 
SUMMIT FILM THICKNESS
SUMMiT is unique in that it is the only MEMS foundry that offers three levels of structural polycrystalline silicon (poly), an electrical poly level that is isolated from the silicon substrate, and is fabricated using integrated circuit processing techniques. A cross-section showing each layer is provided in Figure 3 where the three structural polysilicon layers are called MMPoly I, MMPoIy2. and MMPoly3, while MMPoIyO serves as a ground plane and is typically used fir electrical interconnects.
The nitride I oxide layer provides electrical isolation of MMPoIyO from the substrate. During the final release. MMPoIy() and the silicon nitride layer protects the silicon dioxide from being etched. The three layers of sacrificial oxides (SACOXI, SACOX2. and SACOX3) are removed during the release to free the mechanical polysilicon structure.
The targeted thickness for each film is indicated in the figure and will he used as comparison with the measured thickness of the films. A cross section of an experimental SUMMiT wafer is shown in Figure 4 indicating the four poly layers.
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rA.,, ,-_.y. Here, the thickness of MMPoIyO, MMPoly 1. MMPoIy2. MMPoIy2/1 laminate, and MMPoIy3 polysilicon flInts are reported. To illustrate the importance of film thickness, consider the deflection of a simple cantilever beam as shown in Figure 5 where P is the applied point load. L is the length of the beam, t is the thickness of the beam, and is the deflection ofthe beam. 
where E is Young's Modulus and I is the area moment of inertia. For a deflection that is perpendicular to the substrate, I,, is given in Equation 2 where t is the thickness of the beam and w is the width of the beam.
Therefore, the deflection is a cubic function of the polysilicon film thickness implying high sensitivity to thickness variation. Referring to Figure 3 for the targeted poly thickness, the measured poly film thickness for 1 1 SUMMiT lots are shown in Each poly film is deposited using a low pressure chemical vapor deposition (LPCVD) process. Film thickness and uniformity are recorded from three monitor wafers that are placed in a quartz boat during deposition. Process wafers are placed between these monitor wafers during deposition. After the deposition, the monitor wafers are annealed. The monitor wafers are next placed in metrology tools for measurements. Thick poly films (typical tool thickness range: <40 A up to 4 microns) are measured in a Prometrix FT-650 spectrophotometer tool (accuracy within 1% of NIST certified range[ 1 a I thickness). Thin poly films (typical tool thickness range: <50 A to 10,000 A) are measured using a Rudolph Focus-3 ellipsometer tool (thickness accuracy: = 3A at 500, 1000, 2000 A).
The as-deposited polysilicon film stress is compressive, and after the anneal, the stress is minimal (less than 15 MPa)2. The stress relief mechanism is due to a volume contraction when the amorphous film recrystallizes into a polycrystalline state2'3. For SUMMiT, there are preliminary data4 indicating that the Poly3 film is slightly compressive at approximately -3 MPa. Also, we have observed that the residual stress for the MMPoly2/MMPo1y1 laminate stack is slightly tensile at approximately +2 MPa.
Sacrificial Oxide Film Thickness (SACOX1, SACOX2, and SACOX3) Data
Here, the thickness of the SACOX1 , SACOX2, and SACOX3 layers are reported. An example of the importance of the thickness of the SACOX layers would be the fabrication of a parallel plate capacitor. The capacitance of a parallel plate capacitor5, C, is shown in Equation 3 where is the permittivity of the dielectric, A is the area of each plate, and t is the separation between plates, or equivalently the SACOX thickness.
A C=E-
t As with the polysilicon films, each sacrificial oxide film is deposited using LPCVD processes except for SACOX3. Again, monitor wafers (placed at the top, center, and bottom) of the quartz boat are measured. The monitor wafers are measured directly after deposition using a Prometrix SpectraMap for SACOX1 and the Rudolph ellipsometer for SACOX2.
The thickness presented in Figures 11 and 12 are for SACOX1 and SACOX2 as-deposited films. In the case of SACOX3, the thickness variation from lot-to-lot is slightly greater due to pattern density effects during planarization by CMP (Chemical-Mechanical Polishing). In general, narrow features that are isolated planarize quicker than wide, high-density patterns6. Variations caused by pattern density for SUMMiT are generally 0.3 j.tm. Recently implemented, ellipsometer test structures are being utilized to record thethickness immediately after CMP.
The post-planarization thickness of SACOX3 is a function of which films are below it in the stack. The thickness reported is represented by the stack shown in Figure 3 . In another case, the test structure cross section shown in Figure 13 represents the thickest case for SACOX3. SACOX3 is the thickest where a SACOX3 anchor etch down to the MMPoly2 layer is allowed (valid for designs that pass the SUMMiT Design Rule Checker). The SUMMiT design rule checker (DRC) provides SUMMiT designers with design rules (width, spacing, and overlap) to prevent designs from causing process related problems. The rules are determined by the resolution and registration of photolithography, selectivity of etches, underlying topography (to prevent stringer formation), and necessity to anchor structures during the release etch (to prevent "floaters"). For this case, we are trying to prevent floaters during the release etch by allowing MMPo1y3 to anchor to MMPo1y2. Since the oxide is thickest here, the SACOX3 anchor etch down to MMPo1y2 is timed accordingly to etch through the entire film.
Thickness data acquired from these new test structures will be reported in the future. The SUMMiT anchor etch is sufficiently overetched to compensate for SACOX3 variations in order to provide a suitable anchor between MMPoly3 and MMPo1y2 (within the SUMMiT design rules).
Preliminary measured data indicates that the SACOX3 thickness above a MMPoly2 I MMPolyl laminate stack similar to 
Thermal Oxide I Low Stress Nitride Film Thickness Data
The thickness of the thermal oxide (or silicon dioxide as labeled in Figure 3 ) and low stress nitride is reported here. The thermal oxide and low stress nitride films are used to isolate MMPolyO from the substrate. The low stress nitride layer is required in addition to the thermal oxide layer because the nitride layer protects the thermal oxide layer during the long release wet etch in a HF rich solution. As with the sacrificial oxide layers, the thermal oxide and low stress nitride layer thickness are important in the calculation of capacitance (in this case, parasitic capacitance).
The thickness presented in Figures 14 and 15 Figure 18 . Trend Chart for the MMPo1y1 layer sheet resistance. Each plotted point is the average sheet resistance from at least two Each plotted point is the average sheet resistance from at least two measured sites. For the 1 1 SUMMiT lots (n = 11), the mean is 29.4 measured sites. For the 11 SUMMiT lots (n = 11), the mean is 18.5 I SQ, and 1 is 7.07 %. I SQ, and 1 a is 7.76 %. The sheet resistance, R, for a conductor is shown in Equation 4 where p is the specific resistivity and t is the thickness of the conductor. The resistivity for a n-type semiconductor is shown in Equation 5 where q is the electron charge (1 .60 x 1 019 C), and Nd is the impurity doping concentration. Phonon scattering and ionized impurity scattering are the two scattering mechanisms that dominate in a semiconductor an room temperature7. For single crystal Si at T =3000 K, the intrinsic electron mobility in silicon is = 1350 cm2 I V-sec.
R=1 (4) p= (5) quN
In polysilicon, two mechanisms cause the resistivity of doped polysilicon to be higher than doped silicon (except at very high dopant concentrations): 1) dopants such as P segregate to the grain boundaries where they do not produce free carriers, and 2) grain boundaries are abundant with incomplete bonds, which traps some free carriers thereby decreasing mobility8.
If the non-idealities are neglected and assumming complete ionization of the impurity atoms, then Equations 4 and 5 could be used to roughly approximate the impurity doping concentrations in the polysilicon films to be in the order of 1018 iO cm3 with electron mobilities ranging from 200 to 500cm2 I V-sec. Since electron and hole mobilities are a function of the impurity concentrations, J.t and Nd are unknowns, a trial and error approach was used with the electron and hole mobilities versus impurity concentrations figures as reported by Sze9. Again, the data is an approximation neglecting the effects of grain boundaries.
LINE WIDTHS
The linewidth is important for devices that are actuated in-plane. The area moment of inertia for the cantilever beam I as shown in Figure 22 is given in Equation 6 . Therefore, the deflection in this case (see Equation 1 ) is a cubic function of the width of the cantilever beam. Linewidth variations could strongly affect the calculated deflection. With this data in hand, MEMS engineers should be able to have a better understanding of their device performance prior to designing in the SUMMiT process.
For future work, we would like to report data from our other test structures.
